

m. H  
**PRV**

PATENT- OCH REGISTRERINGSVERKET  
Patentavdelningen

PCT/ SE 99 / 0 1 8 0 0

REC'D 28 DEC 1999

WIPO

PCT

Intyg  
Certificate

SE 99 / 1800

EU

Härmed intygas att bifogade kopior överensstämmer med de handlingar som ursprungligen ingivits till Patent- och registreringsverket i nedannämnda ansökan.

This is to certify that the annexed is a true copy of the documents as originally filed with the Patent- and Registration Office in connection with the following patent application.

**09/806779**

(71) Sökande Net Insight AB, Stockholm SE  
Applicant (s)

(21) Patentansökningsnummer 9803419-2  
Patent application number

(86) Ingivningsdatum 1998-10-07  
Date of filing

Stockholm, 1999-12-17

För Patent- och registreringsverket  
For the Patent- and Registration Office

A. Södervall

Anita Södervall

Avgift  
Fee

**PRIORITY  
DOCUMENT**  
SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH RULE 17.1(a) OR (b)

**BEST AVAILABLE COPY**

PATENT- OCH  
REGISTRERINGSVERKET  
SWEDEN

Postadress/Adress  
Box 5055  
S-102 42 STOCKHOLM

Telefon/Phone  
+46 8 782 25 00  
Vx 08-782 25 00

Telex  
17978  
PATOREG S

Telefax  
+46 8 666 02 86  
08-666 02 86

## APPARATUS FOR ROUTING DATA PACKETS IN A DTM NETWORK

### Technical Field of Invention

The present invention refers to the field of circuit switched communication networks, and, more specifically, to the field of routing data packets in a DTM network.

### Background of the Invention

Today, new types of circuit-switched communication networks are being developed for the transfer of information using synchronous time division multiplexed bit-streams. Within this field, a new technology, referred DTM (Dynamic synchronous Transfer Mode), are currently being developed, primarily addressing the problem of providing quality of service to users of real-time, broadband applications.

The structure of a DTM network has been described in, e.g., "The DTM Gigabit Network", Christer Bohm, Per Lindgren, Lars Ramfelt, and Peter Sjödin, Journal of High Speed Networks, 3(2):109-126, 1994, and in "Multi-gigabit networking based on DTM", Lars Gauffin, Lars Håkansson, and Björn Pehrson, Computer networks and ISDN Systems, 24(2):119-139, April 1992.

The basic topology of a DTM network is preferably a bus with two unidirectional, multi-access optical fibers connecting a number of nodes, each node being arranged to serve one or more end users connected thereto. However, the topology may just as well be any other kind of structures e.g. a ring structure or a hub structure.

The bandwidth of each wavelength on the bus, i.e. each bitstream on each fiber, is divided into recurrent fixed length frames, which in turn are divided into fixed size time slots. The number of slots in a frame thus depends on the network's bit-rate. The time slots are divided into two groups, control slots and data slots. Control slots are typically used for transferring of signaling messages between said nodes for the network's

internal operation. The data slots are typically used for the transfer of data between end users connected to the different nodes.

Each node is arranged to dynamically establish, terminate, and modify DTM channels by dynamically allocating time slots thereto.

When a DTM channel is used for transferring asynchronous traffic, such as TCP/IP packets, a mechanism for providing routing of said packets through the DTM network is often needed. In prior art, such a mechanism is typically provided by the addition of a dedicated router station, either directly connected to the DTM network or indirectly connected to the DTM network via, e.g. an Ethernet link connecting the router station to a DTM access device.

In this context, the use of a dedicated router station of course implies additional costs and increased network complexity. An object of the invention is therefore to provide a routing solution in a DTM network that reduces the cost for incorporation of dedicated router stations.

#### Summary of the invention

The above mentioned and other objects are achieved by the invention as defined in the accompanying claims.

According to a first aspect of the invention, there is provided an electronic circuit board to be connected to a switch core and being provided with an interface for receiving one or more input DTM channels from said switch core and for transmitting one or more output DTM channels to said switch core. Furthermore, said electronic circuit board comprises means for deriving at least a portion of a data packet received, divided into DTM time slots, in one of said input DTM channels. Also, said circuit board is provided with routing means for selecting, based upon information provided in said at least a portion of a data packet, if said data packet is to be transmitted in one

or more of said output DTM channels and, if so, which one or more of said output DTM channels said data packet is to be transmitted in, and with output means for providing one or more output DTM channels with said data packet, divided into DTM time slots, in accordance with the selection of output DTM channels made by said routing means.

The invention is thus based upon the idea of providing, in a DTM network, a routing mechanism in an electronic circuit board designed to be received as a disconnectable module in a switch apparatus and to communicate via the switch core thereof. Thus, a network operator may add a routing mechanism to a DTM network by merely incorporating an electronic circuit board according to the invention in a typically already existing switch of the network.

Consequently, according to a second aspect of the invention, there is provided an apparatus for switching data in a communication network, said apparatus comprising: a switch core; one or more electronic circuit boards, each providing access to one or more network links; one or more electronic circuit boards of the above mentioned kind; and means for receiving said electronic circuit boards and for providing connectivity between said electronic circuit boards and said switch core.

Furthermore, additional advantageous aspects has been found when designing the interface between the switch core and the electronic circuit board in such a way that complete DTM frames are exchanged.

Thus, according to a preferred embodiment according to said first aspect of the invention, said interface of the electronic circuit board comprises: means for receiving sequential input DTM frames from said switch core and for transmitting sequential output DTM frames to said switch core; and means for determining the existence of one or more input DTM channels transferred in said input DTM frames, and of one or more output DTM channels transferred in said output DTM frames, and said output

means comprise frame generating means for generating said sequential output DTM frames and for providing DTM time slots thereof, defining an output DTM channel, with said data packet, divided into DTM time slots, in accordance with the selection of output DTM channels made by said routing means.

Similarly, said switch core is preferably arranged to provide time and space switching between DTM frames and wherein said one or more electronic circuit boards, which provide access to said network links, each comprises an interface for receiving sequential input DTM frames from said switch core and for transmitting sequential output DTM frames to said switch core.

One advantage of using such an interface between the electronic circuit board and the switch core is that the protocols used to handle DTM frames at said interface may, if so desired, be designed very similar to the protocols used at any other DTM interface.

For definition, as referred to herein, a "DTM network" is a circuit switched time division multiplexed network of the kind wherein information is transferred between nodes of the network on bitstreams. Each bitstream is divided into regularly recurrent, fixed size frames, so called "DTM frames", each comprising a number of fixed size time slots, said time slots being separated into control slots and data slots. Thus, at each given point in time, a time slot position of a DTM frame defines either a control slot or a data slot. Control slots are used for control signaling between nodes of the network, and data slots are used for the transfer of user data (sometimes often referred to as payload data).

Furthermore, in a DTM network, write access to the time slots of a DTM frame is distributed among nodes being attached to the bitstream carrying said DTM frame, each node typically having write access to a respective at least one control slot and a respective dynamically adjustable set of data slots within each recurrent frame.

Moreover, having write access to a time slot position in a frame means having write access to said time slot position within each recurrent frame.

In a DTM network, a node will use the data slots it has write access to for establishing so called "DTM channels" by allocating one or more of said data slots to each respective DTM channel. Hence, as referred to herein, a DTM channel is defined by one or more time slots occupying the same time slot position within each DTM frame of the bitstream upon which said DTM channel is carried. However, if a DTM channel reaches, for example, over two bitstreams, the channel may of course be defined by a different set of time slot positions on the two bitstreams. Also, a DTM channel may be either a control channel or a data channel, depending on whether control or data slots that is allocated to said channel. Furthermore, a DTM channel may be unicast, multicast or broadcast.

As the demand for network capacity changes, DTM channels may be dynamically established, terminated, or modified, the latter by changing the number of time slots allocated to a DTM channel. Also, the distribution of write access to time slot among different nodes may be dynamically modified as different nodes develop different needs for control signaling and data transfer.

Consequently, an electronic circuit board according to the invention is typically provided with means for determining which input and output channels that are to be handled by said routing processor and which that are to be bypassed, i.e. not routed via the routing processor.

The above mentioned and other aspects and features of the invention, ~~such as the use of a switch core memory shared by all switch ports and the use of a router memory shared by all channels accessed by the router means,~~ will be more fully understood from the following description of embodiments thereof.

### Brief Description of the Drawings

Exemplifying embodiments of the invention will now be described with reference to the accompanying drawings, wherein:

Fig. 1 schematically shows an example of the structure of a DTM frame of a bitstream in a DTM network;

Fig. 2 schematically shows transfer of asynchronous traffic in one of the DTM channels shown in Fig. 1;

Fig. 3 schematically shows a switch equipped with an electronic circuit board according to the invention;

Fig. 4 schematically shows an exemplifying embodiment of an electronic circuit board according to the invention;

Fig. 5 schematically shows a switch core connected to an electronic switch board according to an embodiment of the invention; and

Fig. 6 schematically shows another switch core connected to an electronic circuit board according to another embodiment of the invention.

### Detailed Description of an Exemplifying Embodiment

An example of the structure of a DTM frame of a bitstream in a DTM network will now be described with reference to Fig. 1.

As shown in Fig. 1, in a DTM network, a bitstream B, interconnecting at least two bitstream access units, is divided into recurrent, essentially fixed sized DTM frames, wherein the start of each DTM frame is defined by a frame synchronization time slot F. Each DTM frame will typically have a duration of 125  $\mu$ s.

Each DTM frame is further divided into a plurality of fixed sized, typically 64 bit, time slots. When using said frame length of 125  $\mu$ s, a time slot size of 64 bits, and a bit rate of 2Gbps, the total number of time slots within each frame will be approximately 3900.

The time slots are divided into control slots C1, C2, C3, and C4, and data slots D1, D2, D3, and D4. The control slots are used for control signaling between the nodes of the network, whereas the data slots are used for the transfer of payload data. Each node connected to the bitstream B is typically allocated at least one control slot, i.e. each node will have write access to at least one control slot. Furthermore, write access to data slots are distributed among the nodes connected to the bit-

---

stream. As an example, a first node (connected to the bitstream B) will have access to a control slot C1 and a set of data slots D1 within each DTM frame of the bitstream, another node (also connected to the bitstream) will have access to a control slot C2 and a set of data slots D2 within each DTM frame of the bitstream, and so on. The set of slots allocated to a node as control slot(s) and/or data slot(s) occupy the same respective slot positions within each DTM frame of the bitstream. Hence, in the example, said first node's control slot C1 will occupy the second time slot within each DTM frame of the bitstream.

During network operation, each node may increase or decrease its access to control slots and/or data slots, thereby re-distributing the access to control slots and/or data slots among the nodes. For example, a node having a low transfer capacity demand may give away its access to data slots to a node having a higher transfer capacity demand. Furthermore, the slots allocated to a node need not be consecutive slots, but may reside anywhere within the DTM frame.

Also, note that each DTM frame typically begins with said frame synchronization time slot, defining the frame rate on the bitstream, and ends with one or more guard band time slots G.

---

In Fig. 1 at (c), it is furthermore assumed that said second node, having access to its control slot C2 and its range of data slots D2, has established four



channels CH1, CH2, CH3, and CH4 on the bitstream. As shown, each channel is allocated a respective set of slots. In the example, the transfer capacity of channel CH1 is larger than the transfer capacity of channel 2, since the number of time slots allocated to channel CH1 is larger than the number of time slots allocated to channel CH2. The time slots allocated to a channel occupy the same time slot positions within each recurrent DTM frame of the bitstream.

---

10        An example of the transfer of asynchronous traffic in one of the isochronous channels carried by the bitstream B shown in Fig. 1 will now be described with reference to Fig. 2. In Fig. 2, it is assumed that the channel CH3 shown in Fig. 1 is established to carry  
 15 asynchronous traffic in the form of sequentially transmitted variable size data packets, which for example could be TCP/IP packets or Ethernet frames. (Note that Fig. 2 only shows the sequence of sequential time slots transmitted within the channel CH3). Since Fig. 1 schematically indicates that channel CH3 comprises seven time  
 20 slots within each DTM frame on bitstream B, the first seven time slots transmitted in the channel CH3, i.e. the first seven time slots in Fig. 2, will be transmitted in one DTM frame, the next seven time slots will be transmitted in the next DTM frame, and so on.

Fig. 2 shows three data packets transmitted in channel CH3. Each data packet is encapsulated according to a predefined encapsulation protocol. In Fig. 2, it is assumed that the encapsulation protocol defines that each  
 30 data packet shall be divided into a number of 64 bit data blocks (corresponding to the size of a time slot), that a start\_of\_packet slot S is to be added to the start of each data packet, and that an end\_of\_packet slot E is to be added to the end of each data packet, thereby forming  
 35 encapsulated data packets P1, P2, and P3. In case of gaps between packets, the bitstream is provided with so called

idle slots, identifying said gaps as not providing valid data.

A switch equipped with an electronic circuit board according to the invention will now be described with  
5 reference to Fig. 3. In Fig. 3, a switch apparatus 50 is shown comprising a switch casing 52, a switch power and control unit 54, an electronic circuit board 56 providing a routing mechanism according to the invention, and a DTM network interface card 58 providing access to a DTM net-  
10 work link. As schematically illustrated in Fig. 3, the electronic circuit board 56 and the DTM network interface card 58 is releasably connected to a switch core (not shown) arranged inside the switch casing 52.

An embodiment of an electronic circuit board 110 according to an embodiment of the invention will now be  
15 described with reference to Fig. 4. In Fig. 4, the electronic circuit board 110 comprises a port 111, which in turn comprises an incoming channel interface 113 and an outgoing channel interface 114 receiving and trans-  
20 mitting, respectively, time slot data in DTM channels from/to a switch core (not shown). The incoming and outgoing channel interfaces will provide for synchronization of the operation of the electronic circuit board 110 in relation to the DTM frame frequency accordance with the  
25 switch core.

The incoming channel interface and the outgoing channel interface are connected to an incoming channel manager 115 and an outgoing channel manager 116,  
30 respectively. The incoming channel manager 115 and the outgoing channel manager 116 are both connected to a routing processor 117, a shared memory 119, and a buffer manager 120. The routing processor 117 is connected to a routing memory 118. Furthermore, a controller 121 is  
35 connected to the incoming channel manager 115 as well as the outgoing channel manager 116.

In operation, the incoming channel interface 113 will receive (arrow 1) data packets, for example TCP/IP

packets, from the channels monitored by said interface. Each data packet is typically encapsulated according to a predefined protocol, as described with reference to Fig. 2, and will typically be received as a set of consecutive  
5 sequential 64 bit data blocks. The number of blocks forming a data packet will depend on the size of the actual data packet.

The incoming channel interface 113 will then forward, with preserved sequential order, each received data  
10 block to the incoming channel manager 115 (arrow 2). Each data block forwarded to the incoming channel manager 115 is accompanied by a channel identifier, designating the channel from which it was received.

Having received sufficiently many data blocks at the  
15 head end of a data packet to be able to derive information designating the size of the data packet, the incoming channel manager will send a request (arrow 3), containing the size of the data packet, to the buffer manager 120. The request will thereby inform the buffer  
20 manager 120 that the incoming channel manager 115 needs to store a data packet of the designated size in the shared memory 119.

The buffer manager 120 will then allocate an address space of the shared memory 119 to said data packet, the  
25 size of the allocated address space not being smaller than the size of said data packet. The buffer manager 120 will then answer the request by returning (arrow 4) a start address corresponding to the start of said address space to the incoming channel manager 115.

30 Having received said start address from the buffer manager 120, the incoming channel manager will start writing the data blocks forming the associated data packet into the shared memory 119 (arrow 5), starting at  
the start address received from the buffer manager data  
35 and incrementing the address one step for each data block written into the shared memory 119.

At the same time, the incoming channel manager 115 will send the start address received from the buffer manager 120, along with the address designated in the header of the data packet, to the routing processor 117  
5 (arrow 6).

Using the routing memory 118 (arrow 7), the routing processor will, based upon the address received from the incoming channel interface 115, determine whether or not the associated data packet is to be transmitted from the  
10 outgoing channel interface 114 and, if so, which outgoing channel that is to be used when transmitting said data packet.

Having determined an outgoing channel for the data packet, the routing processor 117 will transmit a signal  
15 to the outgoing channel manager 116 (arrow 8), containing a channel identifier and the start address received from the incoming channel manager. The channel identifier identifies the outgoing channel to be used when transmitting the associated data packet address, and the start  
20 address designates where to read the associated data packet from in the shared memory 120.

Having received the outgoing channel identifier and the start address from the routing processor 117, the outgoing channel manager 116 will access the shared  
25 memory (arrow 9) and start reading (arrow 10) data blocks forming the associated data packet from the shared memory 119, beginning at the start address received from the routing processor 117 and incrementing the address one step for each data block read from the shared memory 119.

At the same time, the outgoing channel manager 116 will continuously receive requests (arrow 11) for data blocks for respective outgoing channels from the outgoing  
30 ~~channel interface 114, said request being sent from the~~  
outgoing channel interface at the rate as DTM frames is  
35 requested for transmission to the switch core connected to the outgoing channel interface 114.

As triggered by said requests for data blocks, when said requests relates to a channel identified by the a channel identifier received from the routing processor 117, the outgoing channel manager 116 will forward (arrow 12), with preserved sequential order, each data block of the associated data packet, as read from the shared memory 119 starting at the designated start address, to the outgoing channel interface 114. The outgoing channel interface 114 will then, in turn, forward (arrow 13) the received data blocks to the respective channels on the outgoing bitstream.

Having read the last data block of a data packet from the shared memory 119, the outgoing channel manager 120 will return (arrow 14) the associated start address, which was received from the routing processor 117, to the buffer manager 120. This will inform the buffer manager that the processing of the data packet stored at the address space associated with said start address is complete and that the buffer manager is now free to allocate said address space to a new data packet received via the incoming channel interface.

Also, as is understood, the purpose of the controller 121 is, among others, to determine, based upon information provided in control signaling received in a channel from the incoming channel manager, which channels that are to be handled by the incoming channel manager 115 and the outgoing channel manager 116, i.e. which channels that are to be directed to/from the routing processor 117. If there exists a channel that is received by the incoming channel manager but is not to be provided to the routing processor, said channel is bypassed at the input/output interface 113, 114.

---

A switch core 203 connected to an electronic switch board 110 according to an embodiment of the invention will now be described with reference to Fig. 5. In Fig. 5, the switch core 203 receives time slot in DTM frames

from two input ports 201a and 201b and transmits received time slot data to two output ports 201b and 201c.

Each input port 201, 202a is arranged to write each received DTM frame into a respective frame buffer of a shared frame memory 204. The time slot data from the time slots of a DTM frame are written sequentially into corresponding time slot data fields of the respective frame buffer, i.e. one data field for each input time slot.

At the same time, two time slot data selection units (not shown) are arranged to select time slot data to be transmitted in output DTM frames by deciding, for each output time slot to be transmitted into the respective output DTM frame, which frame buffer, and from which time slot data entry thereof (i.e. among the presently stored time slot data from both currently stored DTM frames), time slot data slot is to be collected, or passed on, to the respective output DTM frame. Hence, each selection unit is connected to all both frame buffers for the selection and collection of time slot data therefrom.

In order to know which frame buffer and entry or field thereof to be used for a specific output time slot, each selection unit has access to a respective slot mapping table (not shown) that, for each time slot of the respective output DTM frame and at a respective entry, provides one field designating the entry or field of said memory to be used for collecting the given output time slot.

Consequently, the selection unit will pick time slot data in given output order for each time slot of the output DTM frame to receive time slot data. Of course, the switch will only transmit time slot data into those slots of the output DTM frame that are allocated for that purpose.

Furthermore, as schematically illustrated in Fig. 5, an electronic circuit board 110 according to the invention, and thus being equipped with routing means, for example as described with reference to Fig. 4, is connec-

ted to the input/output port 202a, 202b of the switch and is thus arranged to received DTM frames from, and transmit DTM frames to, the switch core 203. Also, the above mentioned selection unit will determine which time slots that go into the DTM frames delivered to the electronic circuit board 110. In the situation shown in Fig. 5, a channel defined by time slot 7 of DTM frames received on port 201a is read to the output port 202b, more specifically to the second time slot of the DTM frame delivered therefrom, and is received by the routing electronic circuit board 110. Based upon routing decisions, the routing electronic circuit board 110 will transmit data packets received on said time slot 2 of the DTM frame at port 202b to either a channel defined by time slot 2 or a channel defined by time slot 3 of the DTM frame on port 202a, said channels then being mapped into time slot 6 and 7, respectively, of the output DTM frame on port 201b. Consequently, a data packet received on the channel defined by time slot seven on port 201a will be routed to the channel defined by time slot 6 or the channel defined by time slot 7 on the output port 201b. (As is understood in Fig. 5, the routing electronic circuit board will receive and transmit entire DTM frames from/to the switch core. However, it will only read data from and transmit data into time slot thereof that define channels that the routing electronic circuit board 100 is arranged to provided routing of. Typically, time slots of the DTM frame at port 202a that is currently not used as part of a channel handled by the routing electronic circuit board 110 will typically be provided with idle data.)

Also, in the situation shown in Fig. 5, the selection unit is set so that time slot seven of the DTM frame received on port 201b is also, in addition to what has been described above, mapped to time slot five on the DTM frame on port 201b. Thus, data packets received on the channel defined by time slot seven at port 201a is always transmitted on the channel defined by time slot five at

port 201b in a circuit switched manner, irrespective of the routing decisions made by the routing electronic circuit board 110.

As is understood, event though the channels described with reference to Fig. 5 is defined by one single time slot, they could just as well comprise any number of time slots within each frame, as dynamically selected in a DTM network.

Fig. 6 shows a similar solution wherein the switch

core 203 of the switch is realized in form of a shared medium, more specifically a shared DTM ring/bitstream 205 connecting all ports, said ports acting as nodes on said internal DTM ring. As schematically illustrated, each time slot of the input ports 201a and 201b is written into a respective time slot of the internal DTM bitstream frame. Each output port 201b, 202b then reads selected time slots of the internal DTM bitstream 205 when transmitting output DTM frames. Furthermore, the routing electronic circuit board connected to the switch core is arranged to read data packets from channels defined by time slots on the internal DTM bitstream 205 and to route said data packets to channels similarly defined by time slots on the internal DTM bitstream.

As an example, in the situation illustrated in Fig. 6, an input channel defined by time slots five and six at port 202a is mapped into time slots 12 and 13 of the internal DTM bitstream 205 and is read by the routing electronic circuit board 110. The electronic circuit board 110 then routes said data packets to, for example, a channel defined by time slot 17 of the internal bitstream, said channel then being mapped into an output channel defined by time slot five as well as an output ~~channel defined by time slot six of the output DTM frame~~ at port 202b. (Note that the each of said output channels at port 201a in this case will only have half the bandwidth of said input channel at port 201a.)



Even though the invention has been described above with reference to exemplifying embodiments thereof, these are not to be considered as limiting the scope of the invention. Consequently, as understood by those skilled  
5 in the art, different modifications, combinations and alterations may be made within the scope of the invention, which is defined by the accompanying claims.

---

CLAIMS

1. An electronic circuit board (56; 110) to be connected to a switch core, said electronic circuit board  
5 comprising:

an interface (111) for receiving one or more input DTM channels from said switch core and for transmitting one or more output DTM channels to said switch core;

means (115) for deriving at least a portion of a  
10 data packet received, divided into DTM time slots, in one of said input DTM channels;

routing means (117) for selecting, based upon information provided in said at least a portion of a data packet, if said data packet is to be transmitted in one  
15 or more of said output DTM channels and, if so, which one or more of said output DTM channels said data packet is to be transmitted in; and

output means (116) for providing one or more output DTM channels with said data packet, divided into DTM time  
20 slots, in accordance with the selection of output DTM channels made by said routing means.

2. An electronic circuit board as claimed in claim 1, wherein said interface comprises:

25 means (113, 114) for receiving sequential input DTM frames from said switch core and for transmitting sequential output DTM frames to said switch core; and

means (121) for determining the existence of one or more input DTM channels transferred in said input DTM  
30 frames, and of one or more output DTM channels transferred in said output DTM frames,

and wherein said output means comprise:

frame generating means (114) for generating said  
35 sequential output DTM frames and for providing DTM time slots thereof, defining an output DTM channel, with said data packet, divided into DTM time slots, in accordance

with the selection of output DTM channels made by said routing means.

3. An electronic circuit board as claimed in claim 1  
5 or 2, comprising a memory (119) for temporarily storing data packets at respective memory locations thereof, wherein said interface comprises means (115) for writing said data packet into an allocated memory location of said memory when receiving said data packet and wherein  
10 said frame generating means comprises means for reading said data packet from said allocated memory location for transmission in accordance with the selection of output DTM channels made by said routing means.

15 4. An electronic circuit board as claimed in claim 3, further comprising a storage manager (120) being arranged to temporarily allocate a memory location of said memory for storing said data packet and to provide said interface with information designating said memory  
20 location.

5. An electronic circuit board as claimed in claim 4, wherein said memory location is allocated by said storage manager for storing said data packet as a result  
25 of a request made by said interface when receiving said data packet.

6. An electronic circuit board as claimed in any one of the preceding claims, comprising means (121) for  
30 determining which input and output channels that are to be handled by said routing processor and which that are to be bypassed.

7. An electronic circuit board as claimed in any one  
35 of the preceding claims, wherein said data packet, when transmitted within said channel, is encapsulated according to a DTM encapsulation protocol.

8. An apparatus (50) for switching data in a communication network, comprising:

a switch core (203);

5 one or more electronic circuit boards (58), each providing access to one or more network links;

one or more electronic circuit boards (56; 110) as claimed in any one of the preceding claims; and

means for receiving said electronic circuit boards  
10 and for providing connectivity between said electronic circuit boards and said switch core.

9. An apparatus as claimed in claim 8, wherein said switch core is arranged to provide time and space switch-  
15 ing between DTM frames and wherein said one or more electronic circuit boards, which provide access to said network links, each comprises an interface for receiving sequential input DTM frames from said switch core and for transmitting sequential output DTM frames to said switch  
20 core.

10. An apparatus as claimed in claim 9, wherein said switch core comprises a memory (204) having a number of memory locations, each being associated with a respective  
25 electronic circuit board, and wherein said means for providing connectivity between said electronic circuit boards and said switch core comprise DTM frame receiving and generating means, each associated with a respective electronic circuit board and each having write access to  
30 a respective one of said memory locations, for writing DTM frames received from the respective circuit board thereinto, and having read access to all of said memory locations, for reading time slot data from selected DTM  
time slot fields thereof when generating DTM frames to be  
35 delivered to said respective electronic circuit board.

11. An apparatus as claimed in claim 10, comprising means for establishing DTM channels between said electronic circuit boards by determining which memory fields of said memory that said DTM frame receiving and generating  
5 means are to read data from when generating DTM frames to be delivered to respective electronic circuit boards.

12. An apparatus as claimed in any one of the preceding claims, wherein said switch core is circuit  
10 switched.

---


ABSTRACT

The present invention refers to an electronic circuit board to be connected to a switch core. According to the invention, said electronic circuit board comprises: an interface (111) for receiving one or more input DTM channels from said switch core and for transmitting one or more output DTM channels to said switch core; means (115) for deriving at least a portion of a data packet received, divided into DTM time slots, in one of said input DTM channels; routing means (117) for selecting, based upon information provided in said at least a portion of a data packet, if said data packet is to be transmitted in one or more of said output DTM channels and, if so, which one or more of said output DTM channels said data packet is to be transmitted in; and output means (116) for providing one or more output DTM channels with said data packet, divided into DTM time slots, in accordance with the selection of output DTM channels made by said routing means.


Elected for publication: Fig. 4

25


30



**Fig. 1**




**Fig. 2**




***Fig. 3***






**Fig. 4**



**Fig. 5**



**Fig. 6**

**THIS PAGE BLANK (USPTO)**

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**